Key generation in verilog for AES

I want to generate different key each time I run the code in vivado for AES . How can this be written in verilog?

I tried using $random in verilog and using seed value as $time with it. But this could generate different key for different clock cycles in the same run. But I want only one key for each simulation but different key when I re-run the code.