Xilinx FPGA at power ram IP will be initialized to 0 , instead of electronic random number ,but i need the electronic random num
Aucun commentaire:
Enregistrer un commentaire