Random 1-bit and 2-bit error using random in systemverilog

I am making use of an error detction block. I need to randomly flip 1 bit of the data using SystemVerilig. How do I do this? I also want to do the same where I flip 2 random bits of data.

Hamming Code is being used. So random bits from parity and data need to be flipped.